

REMARKS

Claims 1-32 are pending in the present application.

This Amendment is in response to the Office Action mailed September 17, 2002. In the Office Action, the Examiner objected to the drawings, rejected claims 1-2, 14-15, and 27-28 under 35 U.S.C. §102(e); and claims 3-13, 16-26, and 29-32 under 35 U.S.C. §103(a). Applicant has amended claims 1, 14, and 27. Reconsideration in light of the amendments and remarks made herein is respectfully requested.

I. DRAWINGS

In the Office Action, the drawings were objected to in light of cited informalities. In response, Applicant has amended Figure 2 in which the proposed changes are made in red ink. A separate letter regarding these proposed changes is being sent to the draftsman as set forth in MPEP 602.02(r). Applicant respectfully requests acceptance of the amended Figure because no substantive new matter has been added. Applicant respectfully requests postponement in submitting the formal drawings until the pending claims have been allowed.

II. REJECTIONS UNDER 35 U.S.C. §102(e) AND §103(a)

In the Office Action, the Examiner rejected claims 1-2, 14-15, and 27-28 under 35 U.S.C. §102(e) as being anticipated by U.S. Patent No. 6,237,064 B1 issued to Kumar et al. ("Kumar") and claims 3-13, 16-26, and 29-32 under 35 U.S.C. §103(a) as being unpatentable over Kumar in view of U.S. Patent No. 6,438,657 B1 issued to Gilda ("Gilda").

Kumar discloses cache memory with reduced latency by paralleling various memory accesses initiated by the execution unit (Kumar, col. 3, lines 42-44). A first cache, a second cache, and a tag array of a third cache are resident in the processor core (Kumar, col. 3, lines 9-13).

Gilda discloses pipelined snooping of multiple L1 cache lines. A L2 cache control unit provides the processor with access to a private L2 cache (Gilda, col. 11, lines 55-61).

Kumar and Gilda, taken alone or in combination, does not disclose, suggest, or render obvious a chipset cache controller internal to a processor and controlling a chipset cache in a chipset external to the processor.

Claims 1, 14, and 27 have been amended to clarify the claim language.

Therefore, Applicant believes that independent claims 1, 14, and 27 and their respective dependent claims are distinguishable over the cited prior art references.

Accordingly, Applicant respectfully requests the rejections under 35 U.S.C. §102(e) and §103(a) be withdrawn.

VERSION WITH MARKINGS TO SHOW CHANGES MADE

IN THE CLAIMS

The following is a set of all amended claims.

- 1 1. (AMENDED) An apparatus comprising:
2 a processor cache unit to process a cache access request from a processor core of a
3 processor, the processor cache unit including a processor cache controller and a processor
4 cache; and
5 a chipset cache controller coupled to the processor cache unit to control a chipset
6 cache located in a chipset internally to the processor in response to the cache access request
7 from the processor core, the chipset being external and coupled to the processor via a bus.
- 1 14. (AMENDED) A method comprising:
2 processing a cache access request from a processor core of a processor by a processor
3 cache unit, the processor cache unit including a processor cache controller and a processor
4 cache; and
5 controlling a chipset cache located in a chipset internally to the processor in response
6 to the cache access request from the processor core, the chipset being external and coupled to
7 the processor via a bus.
- 1 27. (AMENDED) A system comprising:
2 a memory to store data;
3 a chipset coupled to memory having a chipset cache; and
4 a processor coupled to the memory and the chipset via a bus, the processor including a
5 processor core and a cache unit, the cache unit comprising:
6 a processor cache unit to process a cache access request from the processor
7 core, the processor cache unit including a processor cache controller and a processor
8 cache, and
9 a chipset cache controller coupled to the processor cache unit to control the
10 chipset cache internally to the processor in response to the cache access request from
11 the processor core.




CONCLUSION

In view of the amendments and remarks made above, it is respectfully submitted that the pending claims are in condition for allowance, and such action is respectfully solicited.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP


Dated: December 17, 2002


THINH V. NGUYEN
Reg. No. 42,034

12400 Wilshire Boulevard, Seventh Floor
Los Angeles, California 90025
(714) 557-3800

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on: December 17, 2002.


Tu Nguyen